The cost of testing complex system-on-chip designs will soon surpass the cost of manufacturing them. Clearly this is an unstable situation. It is simply too hard to keep up with Moore's Law. While the ...
Description: Discusses different aspects of VLSI testing and formal verification of designs. Design and manufacturing defect models are introduced along with test generation and fault simulation ...
Prashanth Paladugu, a leading testbench architect at Micron, is transforming semiconductor design with his revolutionary approach to verification methodologies. "With the changing semiconductor ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback